

CMS07P03Q8-HF

P-Channel
RoHS Device
Halogen Free



Features



- Advanced high cell density trench technology.
- Super low gate charge.
- Excellent cdv/dt effect decline.
- Green device available.
- 100% EAS guaranteed.

Mechanical data

- Case: SOP-8 standard package, molded plastic.

Circuit Diagram

- G : Gate
- S : Source
- D : Drain



Maximum Ratings (at Ta=25 °C unless otherwise noted)

Parameter	Conditions	Symbol	Value	Unit
Drain-source voltage		V _{DS}	-30	V
Gate-source voltage		V _{GS}	±20	V
Continuous drain current (Note 1) , @V _{GS} =-10V	I _D @ T _A = 25°C		-7.5	A
	I _D @ T _A = 70°C		-5.8	
Pulsed drain current (Note 2)		I _{DM}	-50	A
Total power dissipation (Note 4)	P _D @ T _A = 25°C		2.5	W
	P _D @ T _A = 70°C		1.6	
Single pulse avalanche energy, L=0.1mH (Note 3)		E _{AS}	72.2	mJ
Single pulse avalanche current, L=0.1mH (Note 3)		I _{AS}	-38	A
Operating junction temperature range		T _J	-55 to +150	°C
Storage temperature range		T _{STG}	-55 to +150	°C
Thermal resistance junction-ambient (Note 1)		R _{θJA}	85	°C/W
Thermal resistance junction-case (Note 1)		R _{θJC}	36	°C/W

Electrical Characteristics (at $T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Drain-source breakdown voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_{\text{D}} = -250\mu\text{A}$	-30			V
Gate threshold voltage	$V_{\text{GS(th)}}$	$V_{\text{DS}} = V_{\text{GS}}, I_{\text{D}} = -250\mu\text{A}$	-1.0		-2.5	
Forward transconductance	g_{fs}	$V_{\text{DS}} = -5\text{V}, I_{\text{D}} = -6\text{A}$		17		S
Gate-source leakage current	I_{GSS}	$V_{\text{GS}} = \pm 20\text{V}$			± 100	nA
Drain-source leakage current ($T_J=25^\circ\text{C}$)	I_{DSS}	$V_{\text{DS}} = -24\text{V}, V_{\text{GS}} = 0\text{V}$			-1	μA
Drain-source leakage current ($T_J=55^\circ\text{C}$)		$V_{\text{DS}} = -24\text{V}, V_{\text{GS}} = 0\text{V}$			-5	
Static drain-source on-resistance (Note 2)	$R_{\text{DS(on)}}$	$V_{\text{GS}} = -10\text{V}, I_{\text{D}} = -6\text{A}$			20	$\text{m}\Omega$
		$V_{\text{GS}} = -4.5\text{V}, I_{\text{D}} = -4\text{A}$			32	
Total gate charge (Note 2)	Q_g	$V_{\text{DS}} = -15\text{V}, I_{\text{D}} = -6\text{A}, V_{\text{GS}} = -4.5\text{V}$		12.6		nC
Gate-source charge	Q_{gs}			4.8		
Gate-drain ("miller") charge	Q_{gd}			4.8		
Turn-on delay time (Note 2)	$t_{\text{d(on)}}$	$V_{\text{DS}} = -15\text{V}, V_{\text{GS}} = -10\text{V}$ $I_{\text{D}} = -6\text{A}, R_{\text{G}} = 3.3\Omega$		4.6		nS
Rise time	t_r			14.8		
Turn-off delay time	$t_{\text{d(off)}}$			41		
Fall time	t_f			19.6		
Input capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = -15\text{V}, f = 1\text{MHz}$		1345		pF
Output capacitance	C_{oss}			194		
Reverse transfer capacitance	C_{rss}			158		
Gate resistance	R_g	$f = 1\text{MHz}$		13		Ω
Source-drain diode						
Diode forward voltage (Note 2)	V_{SD}	$I_{\text{S}} = -1\text{A}, V_{\text{GS}} = 0\text{V}, T_J=25^\circ\text{C}$			-1.2	V
Continuous source current (Note 1,6)	I_s	$V_G = V_D = 0\text{V}$, Force current			-7.5	A
Pulsed source current (Note 2,6)	I_{SM}				-50	A
Reverse recovery time	t_{rr}	$I_F = -6\text{A}, T_J=25^\circ\text{C}$ $dI/dt = 100\text{A}/\mu\text{s}$		16.3		nS
Reverse recovery charge	Q_{rr}			5.9		
Guaranteed avalanche characteristics						
Single pulse avalanche energy (Note 5)	E_{AS}	$V_{\text{DD}} = -25\text{V}, L=0.1\text{mH}, I_{\text{AS}} = -27\text{A}$	36.45			mJ

- Notes:
1. Surface mounted on a 1inch² FR-4 board with 2oz copper.
 2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
 3. The EAS data shows max. rating. The test condition is $V_{\text{DD}}=-25\text{V}$, $V_{\text{GS}}=-10\text{V}$, $L=0.1\text{mH}$, $I_{\text{AS}}=-38\text{A}$.
 4. The power dissipation is limited by 150°C junction temperature.
 5. The min. value is 100% EAS tested guarantee.
 6. The data is theoretically the same as ID and IDM, in real applications, should be limited by total power dissipation.

Rating and Characteristic Curves (CMS07P03Q8-HF)

Fig.1 - Typical Output Characteristics




Fig.2 - On-Resistance vs. G-S Voltage




Fig.3 - Normalized $V_{GS(th)}$ vs. T_J




Fig.4 - Normalized $R_{DS(ON)}$ vs. T_J




Fig.5 - Safe Operating Area





Fig.6 - Forward Characteristics of Reverse



Company reserves the right to improve product design , functions and reliability without notice.

REV:A

Rating and Characteristic Curves (CMS07P03Q8-HF)

Fig.7 - Gate Charge Characteristics









Fig.8 - Capacitance Characteristics



Reel Taping Specification



	SYMBOL	A	B	C	d	D	D1	D2
SOP-8	(mm)	6.50 ± 0.10	5.30 ± 0.10	2.10 ± 0.10	$1.50 + 0.10$ - 0.00	330.00 ± 1.00	$178.00 + 0.00$ - 2.00	13.00 min.
	(inch)	0.256 ± 0.004	0.209 ± 0.004	0.083 ± 0.004	$0.059 + 0.004$ - 0.000	12.992 ± 0.039	$7.008 + 0.000$ - 0.079	0.512 min.


	SYMBOL	E	F	P	P0	P1	T	W	W1
SOP-8	(mm)	1.75 ± 0.10	5.50 ± 0.05	8.00 ± 0.10	4.00 ± 0.10	2.00 ± 0.05	0.30 ± 0.05	12.00 ± 0.30	18.40 ref.
	(inch)	0.069 ± 0.004	0.217 ± 0.002	0.315 ± 0.004	0.157 ± 0.004	0.079 ± 0.002	0.012 ± 0.002	0.472 ± 0.012	0.724 ref.

Company reserves the right to improve product design , functions and reliability without notice.

REV:A


Marking Code

Part Number	Marking Code
CMS07P03Q8-HF	4435ASC



Suggested PAD Layout

SIZE	SOP-8	
	(mm)	(inch)
A	0.65	0.026
B	1.75	0.069
C	1.27	0.050
D	5.60	0.220



Note: 1. The pad layout is for reference purposes only.

Standard Packaging

Case Type	REEL PACK	
	REEL (pcs)	Reel Size (inch)
SOP-8	3000	13