

CMS07NP03Q8-HF

**N and P-Channel
RoHS Device
Halogen Free**

**Features**



- Simple drive requirement.
- Fast switching speed.
- Lower on-resistance.
- Green device available.
- 100% EAS guaranteed.

Mechanical data

- Case: SOP-8 standard package, molded plastic.

Circuit Diagram

- G : Gate
- S : Source
- D : Drain

**Maximum Ratings** (at $T_a=25^\circ\text{C}$ unless otherwise noted)

Parameter	Conditions	Symbol	N-Channel	P-Channel	Unit
Drain-source voltage		V_{DS}	30	-30	V
Gate-source voltage		V_{GS}	± 20	± 20	V
Continuous drain current (Note 1)	$I_D @ T_A = 25^\circ\text{C}$	$I_D @ T_A = 70^\circ\text{C}$	7.0	-5.3	A
			5.8	-4.7	
Pulsed drain current (Note 2)		I_{DM}	20	-20	A
Total power dissipation (Note 4)	$P_D @ T_A = 25^\circ\text{C}$		1.5		W
Single pulse avalanche energy, $L=0.1\text{mH}$ (Note 3)		E_{AS}	22	18	mJ
Single pulse avalanche current, $L=0.1\text{mH}$ (Note 3)		I_{AS}	21	-19	A
Operating junction temperature range		T_J	-55 to +150		$^\circ\text{C}$
Storage temperature range		T_{STG}	-55 to +150		$^\circ\text{C}$
Thermal resistance junction-ambient (Note 1)		$R_{\theta JA}$	83		$^\circ\text{C/W}$
Thermal resistance junction-case (Note 1)		$R_{\theta JC}$	60		$^\circ\text{C/W}$

N-Channel Electrical Characteristics (at $T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Drain-source breakdown voltage	BV_{DSS}	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$	30			V
Breakdown voltage temperature coefficient	$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Reference to 25°C , $\text{I}_D = 1\text{mA}$		0.034		$^\circ\text{C}$
Gate threshold voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = 250\mu\text{A}$	1.2		2.5	V
Forward transconductance	g_{fs}	$\text{V}_{\text{DS}} = 5\text{V}, \text{I}_D = 7\text{A}$		6		S
Gate-source leakage current	I_{GSS}	$\text{V}_{\text{GS}} = \pm 20\text{V}$			± 100	nA
Drain-source leakage current ($T_J=25^\circ\text{C}$)	I_{DSS}	$\text{V}_{\text{DS}} = 24\text{V}, \text{V}_{\text{GS}} = 0\text{V}$			1	μA
Drain-source leakage current ($T_J=55^\circ\text{C}$)		$\text{V}_{\text{DS}} = 24\text{V}, \text{V}_{\text{GS}} = 0\text{V}$			5	
Static drain-source on-resistance (Note 2)	$\text{R}_{\text{DS}(\text{on})}$	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 7\text{A}$			28	$\text{m}\Omega$
		$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 5\text{A}$			42	
Total gate charge (Note 2)	Q_g	$\text{V}_{\text{DS}} = 15\text{V}, \text{I}_D = 7\text{A}, \text{V}_{\text{GS}} = 4.5\text{V}$		6		nC
Gate-source charge	Q_{gs}			2.5		
Gate-drain ("miller") charge	Q_{gd}			2.1		
Turn-on delay time (Note 2)	$t_{\text{d}(\text{on})}$	$\text{V}_{\text{DS}} = 15\text{V}, \text{V}_{\text{GS}} = 10\text{V}$ $\text{I}_D = 7\text{A}, \text{R}_G = 3.3\Omega$		2.4		nS
Rise time	t_r			7.8		
Turn-off delay time	$t_{\text{d}(\text{off})}$			22		
Fall time	t_f			4		
Input capacitance	C_{iss}	$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = 15\text{V}, f = 1\text{MHz}$		572		pF
Output capacitance	C_{oss}			80		
Reverse transfer capacitance	C_{rss}			65		
Source-drain diode						
Diode forward voltage (Note 2)	V_{SD}	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_s = 7\text{A}, T_J=25^\circ\text{C}$			1.2	V
Continuous source current (Note 1,6)	I_s	$\text{V}_G = \text{V}_D = 0\text{V}$, Force current			7	A
Reverse recovery time	t_{rr}	$\text{I}_F = 7\text{A}, T_J=25^\circ\text{C}$ $d\text{I}/dt = 100\text{A}/\mu\text{s}$		20		nS
Reverse recovery charge	Q_{rr}			1.1		
Guaranteed avalanche characteristics						
Single pulse avalanche energy (Note 5)	EAS	$\text{V}_{\text{DD}} = 25\text{V}, L=0.1\text{mH}, \text{I}_{\text{AS}} = 10\text{A}$	5			mJ

- Notes:
1. Surface mounted on a 1inch² FR-4 board with 2oz copper.
 2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
 3. The EAS data shows max. rating. The test condition is $\text{VDD}=25\text{V}, \text{VGS}=10\text{V}, L=0.1\text{mH}, \text{IAS}=21\text{A}$.
 4. The power dissipation is limited by 150°C junction temperature.
 5. The min. value is 100% EAS tested guarantee.
 6. The data is theoretically the same as ID and IDM, in real applications, should be limited by total power dissipation.

P-Channel Electrical Characteristics (at $T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Drain-source breakdown voltage	BV_{DSS}	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = -250\mu\text{A}$	-30			V
Breakdown voltage temperature coefficient	$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Reference to 25°C , $\text{I}_D = -1\text{mA}$		-0.085		$\text{V}/^\circ\text{C}$
Gate threshold voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = -250\mu\text{A}$	-1.2		-2.5	V
Forward transconductance	g_{fs}	$\text{V}_{\text{DS}} = -10\text{V}, \text{I}_D = -5.3\text{A}$		6		S
Gate-source leakage current	I_{GSS}	$\text{V}_{\text{GS}} = \pm 20\text{V}$			± 100	nA
Drain-source leakage current ($T_J=25^\circ\text{C}$)	I_{DSS}	$\text{V}_{\text{DS}} = -24\text{V}, \text{V}_{\text{GS}} = 0\text{V}$			-1	μA
Drain-source leakage current ($T_J=55^\circ\text{C}$)		$\text{V}_{\text{DS}} = -24\text{V}, \text{V}_{\text{GS}} = 0\text{V}$			-5	
Static drain-source on-resistance (Note 2)	$\text{R}_{\text{DS}(\text{on})}$	$\text{V}_{\text{GS}} = -10\text{V}, \text{I}_D = -5.3\text{A}$			52	$\text{m}\Omega$
		$\text{V}_{\text{GS}} = -4.5\text{V}, \text{I}_D = -4.2\text{A}$			82	
Total gate charge (Note 2)	Q_g	$\text{V}_{\text{DS}} = -20\text{V}, \text{I}_D = -5\text{A}, \text{V}_{\text{GS}} = -4.5\text{V}$		6.4		nC
Gate-source charge	Q_{gs}			2.7		
Gate-drain ("miller") charge	Q_{gd}			3.1		
Turn-on delay time (Note 2)	$t_{\text{d}(\text{on})}$	$\text{V}_{\text{DS}} = -12\text{V}, \text{V}_{\text{GS}} = -10\text{V}$ $\text{I}_D = -5\text{A}, \text{R}_G = 3.3\Omega$		9		nS
Rise time	t_r			16.6		
Turn-off delay time	$t_{\text{d}(\text{off})}$			21		
Fall time	t_f			21.6		
Input capacitance	C_{iss}	$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = -25\text{V}, f = 1\text{MHz}$		645		pF
Output capacitance	C_{oss}			272		
Reverse transfer capacitance	C_{rss}			105		
Source-drain diode						
Diode forward voltage (Note 2)	V_{SD}	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_s = -5.3\text{A}, T_J=25^\circ\text{C}$			-1.2	V
Continuous source current (Note 1,6)	I_s	$\text{V}_G = \text{V}_D = 0\text{V}$, Force current			-5.3	A
Guaranteed avalanche characteristics						
Single pulse avalanche energy (Note 5)	EAS	$\text{V}_{\text{DD}} = -25\text{V}, L=0.1\text{mH}, \text{I}_{\text{AS}} = -10\text{A}$	5			mJ

- Notes:
1. Surface mounted on a 1inch² FR-4 board with 2oz copper.
 2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
 3. The EAS data shows max. rating. The test condition is $\text{VDD}=-25\text{V}, \text{VGS}=-10\text{V}, L=0.1\text{mH}, \text{IAS}=-19\text{A}$.
 4. The power dissipation is limited by 150°C junction temperature.
 5. The min. value is 100% EAS tested guarantee.
 6. The data is theoretically the same as ID and IDM, in real applications, should be limited by total power dissipation.

N-Channel Rating and Characteristic Curves (CMS07NP03Q8-HF)

Fig.1 - Typical Output Characteristics




Fig.2 - On-Resistance vs. G-S Voltage




Fig.3 - Normalized $V_{GS(th)}$ vs. T_J




Fig.4 - Normalized $R_{DS(ON)}$ vs. T_J




Fig.5 - Safe Operating Area





Fig.6 - Forward Characteristics of Reverse



Company reserves the right to improve product design , functions and reliability without notice.

REV:A

N-Channel Rating and Characteristic Curves (CMS07NP03Q8-HF)

Fig.7 - Gate Charge Characteristics





Fig.8 - Capacitance Characteristics



P-Channel Rating and Characteristic Curves (CMS07NP03Q8-HF)

Fig.1 - Typical Output Characteristics




Fig.2 - On-Resistance vs. G-S Voltage




Fig.3 - Normalized $V_{GS(th)}$ vs. T_J




Fig.4 - Normalized $R_{DS(on)}$ vs. T_J




Fig.5 - Safe Operating Area





Fig.6 - Forward Characteristics of Reverse



Company reserves the right to improve product design , functions and reliability without notice.

REV:A

P-Channel Rating and Characteristic Curves (CMS07NP03Q8-HF)

Fig.7 - Gate Charge Characteristics








Fig.8 - Capacitance Characteristics



Reel Taping Specification



	SYMBOL	A	B	C	d	D	D1	D2
SOP-8	(mm)	6.50 ± 0.10	5.30 ± 0.10	2.10 ± 0.10	1.50 + 0.10 - 0.00	330.00 ± 1.00	178.00 + 0.00 - 2.00	13.00 min.
	(inch)	0.256 ± 0.004	0.209 ± 0.004	0.083 ± 0.004	0.059 + 0.004 - 0.000	12.992 ± 0.039	7.008 + 0.000 - 0.079	0.512 min.


	SYMBOL	E	F	P	P0	P1	T	W	W1
SOP-8	(mm)	1.75 ± 0.10	5.50 ± 0.05	8.00 ± 0.10	4.00 ± 0.10	2.00 ± 0.05	0.30 ± 0.05	12.00 ± 0.30	18.40 ref.
	(inch)	0.069 ± 0.004	0.217 ± 0.002	0.315 ± 0.004	0.157 ± 0.004	0.079 ± 0.002	0.012 ± 0.002	0.472 ± 0.012	0.724 ref.

Company reserves the right to improve product design , functions and reliability without notice.

REV:A


Marking Code

Part Number	Marking Code
CMS07NP03Q8-HF	4501SS



Suggested PAD Layout

SIZE	SOP-8	
	(mm)	(inch)
A	0.65	0.026
B	1.75	0.069
C	1.27	0.050
D	5.60	0.220



Note: 1. The pad layout is for reference purposes only.

Standard Packaging

Case Type	REEL PACK	
	REEL (pcs)	Reel Size (inch)
SOP-8	3000	13