CMS42N06V8-HF

N-Channel
RoHS Device
Halogen Free



Description

The CMS42N06V8 is using trench DMOS technology.

This advanced technology has been especially tailored to minimize $R_{DS(ON)}$, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency fast switching applications.

The CMS42N06V8 meet the RoHS and Green Product requirement, 100% EAS guaranteed with full function reliability approved.

REF.	Millimeter			REF.	Millimeter		
	Min.	Nom.	Max.		Min.	Nom.	Max.
A	0.70	0.75	0.80	E1	3.00	3.15	3.20
b	0.25	0.30	0.35	E2	2.39	2.49	2.59
C	0.10	0.15	0.25	e	0.65 BSC		
D	3.25	3.35	3.45	H	0.30	0.39	0.50
D1	3.00	3.10	3.20	L	0.30	0.40	0.50
D2	1.48	1.58	1.68	L1	-	0.13	0.20
D3	-	0.13	-	θ	-	10°	12°
E	3.20	3.30	3.40	M	-	-	0.15

Features

- Advanced DMOS Trench technology
- Improve dv/dt Capability
- Green Device Available
- Fast switching
- 100% EAS Guaranteed

Circuit diagram

- G : Gate
- S : Source
- D : Drain



Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	±20	V
Continuous Drain Current [1]	I_D @Tc=25℃	42	A
Continuous Drain Current [1]	I_D @Tc=100℃	26	A
Pulsed Drain Current[1,2]	I_{DM}	168	A
Total Power Dissipation[4]	P_D @Tc=25℃	52	W
	P_D @T_A=25℃	2	W
Single Pulse Avalanche Energy, L=0.1mH[3]	E_{AS}	61	mJ
Single Pulse Avalanche Current, L=0.1mH[3]	I_{AS}	35	A
Operating Junction and Storage Temperature Range	Tj, Tstg	-55 ~ +150	℃

Thermal Data

Parameter	Symbol	Conditions	Max. Value	Unit
Thermal Resistance Junction-ambient[1]	$R_{\theta JA}$	Steady State	62.5	℃/W
Thermal Resistance Junction-case[1]	$R_{\theta JC}$	Steady State	2.4	℃/W

Electrical Characteristics (Tj = 25℃ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	BV_{DSS}	60	-	-	V	V_{GS}=0, I_D=250uA
Gate Threshold Voltage	$V_{GS(th)}$	1.2	1.6	2.2	V	V_{DS}=V_{GS}, I_D=250uA
Gate-Source Leakage Current	I_{GSS}	-	-	±100	nA	V_{GS}= ±20V
Drain-Source Leakage Current(Tj=25℃)	I_{DSS}	-	-	1	uA	V_{DS}=60V, V_{GS}=0
Drain-Source Leakage Current(Tj=125℃)		-	-	10	uA	V_{DS}=48V, V_{GS}=0
Static Drain-Source On-Resistance[2]	$R_{DS(ON)}$	-	10	12	mΩ	V_{GS}=10V, I_D=10A
		-	12	15		V_{GS}=4.5V, I_D=8A
Total Gate Charge[2]	Q_g	-	39.2	-	nC	I_D=10A V_{DS}=30V V_{GS}=10V
Gate-Source Charge	Q_{gs}	-	5.9	-		
Gate-Drain (“Miller”) Change	Q_{gd}	-	8.8	-		
Turn-on Delay Time[2]	$T_{d(on)}$	-	9.6	-	ns	V_{DD}=15V I_D=1A V_{GS}=10V R_G=6Ω
Rise Time	T_r	-	28.2	-		
Turn-off Delay Time	$T_{d(off)}$	-	45.3	-		
Fall Time	T_f	-	10.9	-		
Input Capacitance	C_{iss}	-	2100	-	pF	V_{GS}=0V V_{DS}=25V f=1.0MHz
Output Capacitance	C_{oss}	-	165	-		
Reverse Transfer Capacitance	C_{rss}	-	80	-		
Gate Resistance	R_g	-	1.6	-	Ω	f=1.0MHz

Guaranteed Avalanche Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Single Pulse Avalanche Energy[5]	EAS	16.2	-	-	mJ	V_{DD}=25V, L=0.1mH, I_{AS}=18A

Source-Drain Diode

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Diode Forward Voltage[2]	V_{SD}	-	-	1.2	V	I_S=10A, V_{GS}=0V, T_J=25℃
Continuous Source Current[1,6]	I_S	-	-	42	A	V_G=V_D=0V, Force Current
Pulsed Source Current[2,6]	I_{SM}	-	-	84	A	

Notes: 1. The data tested by surface mounted on a 1 inch^2 FR-4 board with 2OZ copper.

2. The data tested by pulsed, pulse width ≦ 300us, duty cycle ≦ 2%.

3. The EAS data shows Max. rating. The test condition is VDD=25V, VGS=10V, L=0.1mH, IAS=35A.

4. The power dissipation is limited by 150℃ junction temperature.

5. The Min. value is 100% EAS tested guarantee.

6. The data is theoretically the same as ID and IDM , in real applications, should be limited by total power dissipation.

TYPICAL CHARACTERISTIC



Fig.1 Drain Current vs. T_C



Fig.2 Gate Charge Characteristics



Fig.3 Normalized $V_{GS(th)}$ vs. T_J



Fig.4 Normalized R_{DSON} vs. T_J



Fig.5 Safe Operating Area



Fig.6 Transient Thermal Impedance



Fig.7 Switching Time Waveform



Fig.8 Gate Charge Waveform

Reel Taping Specification





SPR-PAK



	SYMBOL	A	B	C	d	D	D1	D2
SPR-PAK	(mm)	3.55 ± 0.10	3.55 ± 0.10	1.40 ± 0.10	1.50 ± 0.10	330 ± 1.00	178 ± 1.00	20.20 ± 1.00
	(inch)	0.139 ± 0.004	0.139 ± 0.004	0.055 ± 0.004	0.059 ± 0.004	13.00 ± 0.039	7.00 ± 0.039	0.795 ± 0.039

	SYMBOL	E	F	P	P0	P1	W	W1
SPR-PAK	(mm)	1.75 ± 0.10	5.50 ± 0.10	8.00 ± 0.10	4.00 ± 0.10	2.00 ± 0.10	12.00 + 1.00 / - 0.10	18.40 ± 1.00
	(inch)	0.069 ± 0.004	0.217 ± 0.004	0.315 ± 0.004	0.157 ± 0.004	0.079 ± 0.004	0.472 + 0.039 / - 0.004	0.724 ± 0.039

Company reserves the right to improve product design , functions and reliability without notice.

CMS42N06V8-HF

Marking Code

Part Number	Marking Code
CMS42N06V8-HF	60N04

Suggested PAD Layout

Dimensions	Value (in mm)
C	0.65
C1	0.40
X	0.40
X1	2.80
Y	0.60
Y1	2.35



Note:

1.The pad layout is for reference purposes only.

Standard Packaging

Case Type	REEL PACK	
	REEL (pcs)	Reel Size (inch)
PDFN	3,000	13