

CMSBN6617-HF


Dual N-Channel
RoHS Device
Halogen Free

Features


- It is ESD protected.
- This device is suitable for use as a unidirectional or bi-directional load switch, facilitated by its common-drain configuration.

Mechanical data

- Case: CSPB2217-6, standard package, molded plastic.




Pin assignment



- Solid dot : Pin 1

- Pin 1, 3 : Source 1
- Pin 4, 6 : Source 2
- Pin 2 : Gate 1
- Pin 5 : Gate 2

Circuit diagram



Maximum Ratings (at TA=25°C unless otherwise noted)

Parameter	Symbol	Value	Unit
Source to source voltage	V _{SSS}	20	V
Gate-source voltage	V _{GSS}	±12	V
Source current DC (Note 1)	I _S	12	A
Source current pulse (Note 1, 2)	I _{SP}	120	A
Total dissipation (Note 1)	P _T	2.0	W
Channel temperature	T _{ch}	150	°C
Storage temperature range	T _{STG}	-55 to +150	


Notes: 1. Mounted on FR4 board (25.4mm x 25.4mm x t1.0mm) using the minimum recommended pad size (36µm copper).

2. t = 10ms, duty cycle = 1 %

Electrical Characteristics (at $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Static parameters						
Source to source breakdown voltage	BV _{SSS}	$I_S = 1\text{mA}, V_{GS} = 0\text{V}$	20			V
Zero-gate voltage source current	I _{SSS}	$V_{SS} = 16\text{V}, V_{GS} = 0\text{V}$			100	nA
Gate to source leakage current	I _{GSS}	$V_{SS} = 0\text{V}, V_{GS} = \pm 10\text{V}$			± 10	μA
		$V_{SS} = 0\text{V}, V_{GS} = \pm 5\text{V}$			± 1.0	
Gate to source threshold voltage	V _{GS(th)}	$V_{SS} = V_{GS}, I_S = 250\mu\text{A}$	0.4	0.85	1.2	V
Source to source on-state resistance	R _{SS(on)}	$V_{GS} = 4.5\text{V}, I_S = 3\text{A}$	2.9	4.9	6.8	$\text{m}\Omega$
		$V_{GS} = 4.0\text{V}, I_S = 3\text{A}$	3.0	5.1	7.1	
		$V_{GS} = 3.8\text{V}, I_S = 3\text{A}$	3.1	5.2	7.3	
		$V_{GS} = 3.1\text{V}, I_S = 3\text{A}$	3.4	5.7	8.0	
		$V_{GS} = 2.5\text{V}, I_S = 3\text{A}$	4.0	6.6	9.2	
Input capacitance	C _{iss}	$V_{SS} = 10\text{V}, V_{GS} = 0\text{V}, f = 1\text{kHz}$		2609		pF
Output capacitance	C _{oss}			362		
Reverse transfer capacitance	C _{rss}			295		
Turn-on delay time (Note 3)	t _{d(on)}	$V_{DD} = 10\text{V}, I_S = 5\text{A}, V_{GS} = 4\text{V}$		0.9		μs
Turn-on rise time (Note 3)	t _r			2.6		
Turn-off delay time (Note 3)	t _{d(off)}			5.7		
Turn-off fall time (Note 3)	t _f			3.9		
Total gate charge (Note 3)	Q _g	$V_{SS} = 10\text{V}, I_S = 8\text{A}, V_{GS} = 6\text{V}$		34.7		nC
Gate1-source1 charge (Note 3)	Q _{g1s1}			5.9		
Gate1-source2 charge (Note 3)	Q _{g1s2}			11.8		
Diode forward voltage	V _{F(S-S)}	$V_{GS} = 0\text{V}, I_S = 1\text{A}$			1.0	V

Notes: 3. When FET1 is measured, G2 and S2 are short-circuited.



CSP Enhancement Mode Power MOSFET

Comchip
SMD Diode Specialist

Rating and Characteristic Curves (CMSBN6617-HF)

Fig.1 - I_s — V_{ss}




Fig.2 - I_s — V_{gs}




Fig.3 - $R_{SS(on)}$ — I_s




Fig.4 - $R_{SS(on)}$ — V_{gs}




Fig.5 - I_F — V_F





Fig.8 - Threshold Voltage



Rating and Characteristic Curves (CMSBN6617-HF)

Fig.7 - Capacitance




Fig.8 - Gate Charge




Fig.9 - Normalized Traisient Thermal Impedance




Fig.10 - Maximum Forward Biased Safe Operating Area

